

SPECIFICATION

Electronic Version 1.2.8

Stylesheet Version 1.0

[NON-VOLATILE MEMORY]

Background of Invention

[0001] 1.Field of the Invention

[0002] The present invention relates to a non-volatile memory, and more particularly, to a non-volatile memory that combines a main memory array region and a redundant memory array region.

[0003] 2.Description of the Prior Art

[0004] Non-volatile memory presently includes a redundant memory array region adjacent to a conventional main memory array region. The redundant memory array region has the same structure as the main memory array region and is used to replace memory cells that have failed in the main memory array region. This design feature of non-volatile memory enhances defect tolerance during the manufacturing process and results in increased yield and memory size.

[0005] Please refer to Fig.1. Fig.1 is a block diagram of a conventional non-volatile memory 10. The non-volatile memory 10 is positioned on a substrate (not shown) of a semiconductor wafer. The non-volatile memory 10 comprises a peripheral circuit region 20 and a memory array region 50. The memory array region 50 comprises a main memory array region 60 and a redundant memory array region 80. The peripheral circuit region 20 comprises an address buffer 22, an addressable memory unit 24 used for storing address data of failed memory cells in the main memory array region 60, a main memory ground line decoder 26 electrically connected to a plurality of ground lines GL in the main memory array region 60, a main memory bit line decoder 27, a redundant memory ground line decoder 28 electrically connected to a plurality of ground lines RGL in the redundant memory array region 80, and a redundant memory bit line decoder 29. Each bit line BL, RBL is electrically connected

to a pass transistor. The main memory bit line decoder 27 is electrically connected to a gate of the pass transistor, and the redundant memory bit line decoder 29 is also electrically connected to a gate of the pass transistor to electrically connect each bit line BL, RBL to a data line.

[0006] Please refer to Fig.2A and Fig.2B. Fig.2A is a structural schematic diagram of a memory array region 50 in a conventional non-volatile memory 10, and Fig.2B is a circuit diagram of a memory array region 50 in a conventional non-volatile memory 10. The non-volatile memory 10 is positioned on a substrate 42 of a semiconductor wafer 40. The memory array region 50 comprises a main memory array region 60, a redundant memory array region 80, a field oxide 70 positioned between the main memory array region 60 and the redundant memory array region 80 and used to divide the main memory array region 60 from the redundant memory array region 80, and two dummy memories 72 positioned on each side of the field oxide 70 that are used to prevent the main memory array region 60 and the redundant memory array region 80 from being affected by the field oxide 70 during the fabrication process.

[0007] The main memory array region 60 comprises M bit lines BL_1 to BL_M , M+1 ground lines GL_1 to GL_{M+1} , and a plurality of memory cells. Each memory cell comprises a source 56 and a drain 54 positioned in the substrate 42 of the semiconductor wafer 40, and a gate 58 positioned on the substrate 42. Each ground line GL is electrically connected to the sources 56 of a predetermined number of memory cells, and each bit line BL is electrically connected to the drains 54 of a predetermined number of memory cells in the main memory array region 60. Among M+1 ground lines, GL_2 to GL_M are used for operating the memory cells on either side of the ground line. That is, ground lines GL_2 to GL_M are shared by the memory cells positioned on either side of the respective ground line, and ground lines GL_1 and GL_{M+1} are used for operating memory cells on only one side of the ground line. Additionally, BL_1 to BL_M are used for operating the memory cells on either side of the bit line. That is, bit lines BL_1 to BL_M are shared by the memory cells positioned on either side of the respective bit line.

[0008] The redundant memory array region 80 comprises N bit lines RBL_1 to RBL_N , N+1 ground lines RGL_1 to RGL_{N+1} , and a plurality of memory cells. Each memory cell

comprises a source 56 and a drain 54 positioned in the substrate 42 of the semiconductor wafer 40, and a gate 58 positioned on the substrate 42. Each ground line RGL is electrically connected to the sources 56 of a predetermined number of memory cells in the redundant memory array region 80, and each bit line RBL is electrically connected to the drains 54 of a predetermined number of memory cells in the redundant memory array region 80. Among the $N+1$ ground lines, RGL_2 to RGL_N are used for operating the memory cells on either side of the ground line. That is, ground lines RGL_2 to RGL_N are shared by the memory cells positioned either side of the respective ground line, and ground lines RGL_1 and RGL_{N+1} are used for operating the memory cells on only one side of the ground line. Additionally, RBL_1 to RBL_N are used for operating the memory cells on either side of the bit line. That is, bit lines RBL_1 to RBL_N are shared by the memory cells positioned on either side of the respective bit line.

[0009] Please refer to Fig.2B. When a memory cell M2 in the non-volatile memory 10 is accessed, it is necessary to address a ground line GL_2 , a bit line BL_1 , and a word line WL_1 to control a source 56, a drain 54, and a gate 58, respectively. The address buffer 22 passes an address signal to the addressable memory unit 24, the main memory ground line decoder 26, the main memory bit line decoder 27, the redundant memory ground line decoder 28, and the redundant memory bit line decoder 29. The main memory ground line decoder 26 decodes the address signal to address the ground line GL_2 . The main memory bit line decoder 27 decodes the address signal to turn on each pass gate to address the bit line BL_1 . Addressing the word line WL_1 is performed in the same manner.

[0010] When the address signal corresponds with an address stored in the addressable memory unit 24, the addressable memory unit 24 generates a corresponding signal to turn on the redundant memory ground line decoder 28 and the redundant memory bit line decoder 29. The redundant memory ground line decoder 28 decodes the address signal passed from the address buffer 22 to address a redundant ground line. The redundant memory bit line decoder 29 decodes the address signal passed from the address buffer 22 to turn on each pass gate to address a redundant bit line.

[0011] In the conventional memory array region 50 of a non-volatile memory 10, the field

oxide 70 positioned between the main memory array region 60 and the redundant memory array region 80 and the two dummy memories 72 positioned on each side of the field oxide 70 are utilized to divide the main memory array region 60 from the redundant memory array region 80. However, the field oxide 70 and the dummy memories 72, which are incapable of storing data, increase the layout area of the memory array region 50. Therefore, as the design dimensions of semiconductor products continue to shrink, it becomes increasingly important to reduce the area taken up by the field oxide 70 and the dummy memories 72 in order to increase the usable area of the memory array region.

Summary of Invention

[0012] It is therefore a primary objective of the claimed invention to provide a non-volatile memory with a combined main memory array region and redundant memory array region to solve the above-mentioned problem of the prior art.

[0013] The claimed invention provides a non-volatile memory without the field oxide and the dummy memory that are used to divide the main memory array region from the redundant memory array region. Moreover, the non-volatile memory has the main memory array region directly connected to the redundant memory array region. Furthermore, the non-volatile memory has a virtual ground array structure. Both the main memory array region and the redundant memory array region comprise a plurality of memory cells, a plurality of bit lines, and a plurality of ground lines. Each memory cell comprises a common source and a common drain positioned in a substrate of a semiconductor wafer. Each bit line is electrically connected to the drains of a predetermined number of memory cells in the main memory array region or the redundant memory array region, and each ground line is electrically connected to the sources of a predetermined number of memory cells in the main memory array region or the redundant memory array region.

[0014] The non-volatile memory according to the claimed invention utilizes a main memory decoder and a redundant memory decoder to connect the main memory array region to the redundant memory array region through a common source (or drain). That is to say, the ground line (or the bit line) on the border of the main memory array region is capable of combining with the ground line (or the bit line) on the border of

the redundant memory array region to form a common ground line (or a common bit line) electrically connected to the common source (or drain). Thus the main memory array region is directly adjacent to the redundant memory array region.

[0015] The non-volatile memory according to the claimed invention utilizes a main memory decoder and a redundant memory decoder to enable the main memory array region to be placed directly adjacent to the redundant memory array region. It is an advantage of the present invention that the field oxide and the dummy memory used for dividing the main memory array region from the redundant memory array region is unnecessary, which reduces the layout area of the memory array region.

[0016] These and other objectives of the claimed invention will no doubt become obvious to those of ordinary skill in the art after having read the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.

Brief Description of Drawings

[0017] Fig.1 is a block diagram of a conventional non-volatile memory.

[0018] Fig.2A is a structural schematic diagram of a memory array region in a conventional non-volatile memory.

[0019] Fig.2B is a circuit diagram of a memory array region in a conventional non-volatile memory.

[0020] Fig.3 is a partial block diagram of a non-volatile memory according to the present invention.

[0021] Fig.4 is a circuit diagram of a memory array region in a non-volatile memory according to the present invention.

[0022] Fig.5 is a structural diagram of a memory array region in a non-volatile memory according to the present invention.

[0023] Fig.6A is a logic circuit diagram of a ground line decoder and a redundant ground line decoder according to a preferred embodiment of the present invention.

[0024] Fig.6B is a logic circuit diagram of a ground line decoder and a redundant ground

line decoder according to another preferred embodiment of the present invention.

[0025] Fig.7 is a partial block diagram of a non-volatile memory according to the present invention.

[0026] Fig.8 is a circuit diagram of a memory array region in a non-volatile memory according to the present invention.

[0027] Fig.9 is a structural diagram of a memory array region in a non-volatile memory according to the present invention.

[0028] Fig.10A is a logic circuit diagram of a bit line decoder and a redundant bit line decoder according to the present invention.

[0029] Fig.10B is a logic circuit diagram of a bit line decoder and a redundant bit line decoder according to another preferred embodiment of the present invention.

Detailed Description

[0030] Please refer to Fig.3. Fig.3 is a partial block diagram of a non-volatile memory 110 according to the present invention. The non-volatile memory 110 comprises a peripheral circuit region 120 and a memory array region 150. Those portions of the memory circuit 110 pertaining to bit lines are not shown in Fig.3. The memory array region 150 comprises a main memory array region 160 and a redundant memory array region 170. The peripheral circuit region 120 comprises an address buffer 122, an addressable memory unit 124 used for storing address data of failed memory cells in the main memory array region 160, a ground line decoder 130 electrically connected to ground lines GL in the main memory array region 160, and a redundant ground line decoder 140 electrically connected to ground lines RGL in the redundant memory array region 170.

[0031] Please refer to Fig.4 and Fig.5. Fig.4 is a circuit diagram of the memory array region 150 in the non-volatile memory 110 according to the present invention. Fig.5 is a structural diagram of the memory array region 150. The non-volatile memory 110 is positioned on a substrate 182 of a semiconductor wafer 180. The memory array region 150 comprises the main memory array region 160 and the redundant memory array region 170. The main memory array region 160 directly connects to the

redundant memory array region 170, and a ground line GL_{M+1} on the border of the main memory array region 160 is combined with a ground line RGL_1 on the border of the redundant memory array region 170 to form a common ground line GL_C . That is, the main source and the redundant source on the border of the main memory array region 160 and the redundant memory array region 170 is a common doped region.

[0032] The main memory array region 160 comprises M bit lines BL_1 to BL_M , $M+1$ ground lines GL_1 to GL_{M+1} , and a plurality of memory cells. Each memory cell comprises a source 184 and a drain 186 positioned in the substrate 182 of the semiconductor wafer 180, and a gate 188 positioned on the substrate 182. The gate 188 may be a control gate or a floating gate. Each ground line GL is electrically connected to the sources 184 of a predetermined number of memory cells in the main memory array region 160, and each bit line BL is electrically connected to the drains 186 of a predetermined number of memory cells in the main memory array region 160. Among the $M+1$ ground lines, GL_2 to GL_{M+1} are used to operate those memory cells that are positioned on either side of the ground line. That is, ground lines GL_2 to GL_{M+1} are shared by the memory cells that are positioned on both sides of the respective ground lines. Ground line GL_1 is used to operate the memory cell on only one side of the ground line GL_1 , since ground line GL_1 is located along the farthest edge of the main memory array region 160 and only borders one memory cell.

[0033] The redundant memory array region 170 comprises N bit lines RBL_1 to RBL_N , $N+1$ ground lines RGL_1 to RGL_{N+1} , and a plurality of memory cells. Each memory cell comprises a source 184 and a drain 186 positioned in the substrate 182 of the semiconductor wafer 180, and a gate 188 positioned on the substrate 182. Each ground line RGL is electrically connected to the sources 184 of a predetermined number of memory cells in the redundant memory array region 170, and each bit line RBL is electrically connected to the drains 186 of a predetermined number of memory cells in the redundant memory array region 170. Among the $N+1$ ground lines, RGL_1 to RGL_N are used to operate the memory cells on either side of the respective ground line. That is, ground lines RGL_1 to RGL_N are shared by the memory cells positioned on both sides of the respective ground lines. Ground line RGL_{N+1} is used to operate a memory cell on only one side of the ground line RGL_{N+1} , since ground line RGL_{N+1}

$N+1$ is located along the farthest edge of the redundant memory array region 170 and only borders one memory cell.

[0034] Please refer to Fig.6A. Fig.6A is a logic circuit diagram of a ground line decoder 130' and a redundant ground line decoder 140' according to a preferred embodiment of the present invention. The ground line decoder 130' comprises $M+1$ ground line sub-decoders $131-1$ to $131-M+1$, and each ground line sub-decoder 131 corresponds to a ground line GL' in the main memory array region 160. Except for the ground line sub-decoders $131-1$ and $131-M+1$, each ground line sub-decoder $131-2$ to $131-M$ comprises two three-input NAND gates used for receiving an address signal, a two-input NAND gate whose two inputs are electrically connected to two outputs of the three-input NAND gates, and an inverter whose input is electrically connected to an output of the two-input NAND gate. The ground line sub-decoder $131-M+1$ corresponding to the ground line GL _{$M+1$} ' comprises a three-input NAND gate 132 used for receiving an address signal, a two-input NAND gate 133, and an inverter 134. One input of the two-input NAND gate 133 is electrically connected to an output of the three-input NAND gate 132, and the other input is electrically connected to a signal pass line 136'. An input of the inverter 134 is electrically connected to an output of the two-input NAND gate 133.

[0035] The redundant ground line decoder 140' comprises $N+1$ redundant ground line sub-decoders $141-1$ to $141-N+1$, and each redundant ground line sub-decoder 141' corresponds to a ground line RGL' in the redundant memory array region 170. Except for the redundant ground line sub-decoders $141-1$ and $141-N+1$, each redundant ground line sub-decoder $141-2$ to $141-M$ comprises two four-input NAND gates used for receiving an address signal and a corresponding signal, a two-input NAND gate whose two inputs are electrically connected to two outputs of the four-input NAND gates, and an inverter whose input is electrically connected to an output of the two-input NAND gate. The redundant ground line sub-decoder $141-1$ corresponding to the ground line RGL₁' comprises a four-input NAND gate 142 used for receiving an address signal and a corresponding signal, a two-input NAND gate 143, and an inverter 144. One input of the two-input NAND gate 143 is electrically connected to an output of the four-input NAND gate 142, and the other input is electrically connected to a signal pass line 138'. An input of the inverter 144 is

electrically connected to an output of the two-input NAND gate 143.

[0036] Two ends of the signal pass line 136' are electrically connected to an input of the two-input NAND gate 133 of the ground line sub-decoder $131-M+1$ and an output of the four-input NAND gate 142 of the redundant ground line sub-decoder $141-1$, respectively. Two ends of the signal pass line 138' are electrically connected to an input of the two-input NAND gate 143 of the redundant ground line sub-decoder $141-1$ and an output of the three-input NAND gate 132 of the ground line sub-decoder $131-M+1$, respectively.

[0037] When the non-volatile memory 110 is operated, the address buffer 122 passes an address signal to the ground line decoder 130' and the addressable memory unit 124, respectively. The ground line decoder 130' decodes the address signal and the signal of the signal pass line 136' to select an appropriate ground line GL' in the main memory array region 160. When the address signal passed corresponds to an address stored in the addressable memory unit 124, the addressable memory unit 124 generates a corresponding signal to turn on the redundant ground line decoder 140'. The redundant ground line decoder 140' decodes the address signal and the signal of the signal pass line 138' to select an appropriate redundant ground line RGL' in the redundant memory array region 170.

[0038] For instance, when the ground line decoder 130' attempts to turn on the common ground line GL_C , the output GL_{M+1} of the ground line sub-decoder $131-M+1$ is selected, and the signal pass line 138' of the ground line sub-decoder $131-M+1$ passes an interacting signal to the redundant ground line sub-decoder $141-1$ to also select the output RGL_1 . That is to say, both the sub-decoders $131-M+1$ and $141-1$ are selected (i.e. both sub-decoders generate an equal potential output). Likewise, when the redundant ground line decoder 140' attempts to turn on the common ground line GL_C , the output RGL_1 of the redundant ground line sub-decoder $141-1$ is selected, and the signal pass line 136' of the redundant ground line sub-decoder $141-1$ passes an interacting signal to the ground line sub-decoder $131-M+1$ to also select the output GL_{M+1} . That is to say, both the sub-decoders $131-M+1$ and $141-1$ are selected (i.e. both sub-decoders generate an equal potential output).

[0039] Please refer to Fig.6B. Fig.6B is a logic circuit diagram of a ground line decoder 130" and a redundant ground line decoder 140" according to another preferred embodiment of the present invention. A ground line sub-decoder $131-M+1$ " corresponding to a ground line GL_{M+1} " comprises a three-input NAND gate 132 used for receiving an address signal, an inverter 134, and a tri-state inverter 135. An input of the inverter 134 is electrically connected to an output of the three-input NAND gate 132, an input of the tri-state inverter 135 is electrically connected to an output of the inverter 134, and a control end of the tri-state inverter 135 is connected to a signal pass line 136".

[0040] The redundant ground line sub-decoder $141-1$ " comprises a four-input NAND gate 142 used for receiving an address signal and a corresponding signal, an inverter 144, and a tri-state inverter 145, wherein an input of the inverter 144 is electrically connected to an output of the four-input NAND gate 142, an input of the tri-state inverter 145 is electrically connected to an output of the inverter 144, and a control end of the tri-state inverter 145 is electrically connected to a signal pass line 138".

[0041] Two ends of the signal pass line 136" are electrically connected to a control end of the tri-state inverter 135 of the ground line sub-decoder $131-M+1$ " and an output of the four-input NAND gate 142 of the redundant ground line sub-decoder $141-1$ ", respectively. Two ends of the signal pass line 138" are electrically connected to a control end of the inverter 145 of the redundant ground line sub-decoder $141-1$ " and an output of the three-input NAND gate 132 of the ground line sub-decoder $131-M+1$ ", respectively.

[0042] As the operation procedure illustrates in Fig.6A, when the non-volatile memory 110 is operated, the address buffer 122 passes an address signal to the ground line decoder 130" and the addressable memory unit 124, respectively. The ground line decoder 130" decodes the address signal and a signal in the signal pass line 136" to select an appropriate ground line GL " in the main memory array region 160. When the address signal passed corresponds to an address stored in the addressable memory unit 124, the addressable memory unit 124 generates a corresponding signal to turn on the redundant ground line decoder 140". The redundant ground line decoder 140" decodes the address signal and the signal of the signal pass line 138" to select an

appropriate redundant ground line RGL" in the redundant memory array region 170.

[0043] For instance, when the ground line decoder 130" attempts to turn on the common ground line GL_C ", the output GL_{M+1} " of the ground line sub-decoder 131- $M+1$ " is selected, and the signal pass line 138" of the ground line sub-decoder 131- $M+1$ " passes an interacting signal to the redundant ground line sub-decoder 141- 1 " to make the output RGL $_1$ " of the redundant ground line sub-decoder 141- 1 " open-circuited and unable to operate the common ground line GL_C ". That is to say, the potential of the common ground line GL_C " is determined by the output of the sub-decoders 131- $M+1$ ". Likewise, when the redundant ground line decoder 140" attempts to turn on the common ground line GL_C ", the output RGL $_1$ " of the redundant ground line sub-decoder 141- 1 " is selected, and the signal pass line of the redundant ground line sub-decoder 141- 1 " passes an interacting signal to the ground line sub-decoder 131- $M+1$ " to make the output GL_{M+1} " of the ground line sub-decoder 131- $M+1$ " open-circuited and unable to operate the common ground line GL_C ". In other words, the potential of the common ground line GL_C " is determined by the output of the sub-decoders 141- 1 ".

[0044] Therefore, the present invention utilizes the ground line decoder 130'/130" and the redundant ground line decoder 140'/140" to place the main memory array region 160 directly adjacent to the redundant memory array region 170. In the two embodiments mentioned above, the main memory array region 160 and the redundant memory array region 170 share a source, form a common ground line, and correctly apply each potential to the common ground line. The interactive signal passed from the signal pass line 138'/138" of the ground line decoder 130'/130" is used to control the redundant ground line decoder 140'/140", and the interactive signal passed from the signal pass line 136'/136" of the redundant ground line decoder 140'/140" is used to control the ground line decoder 130'/130". The main memory array region 160 is connected to the redundant memory array region 170 not only through a common ground line, but also through a common bit line. Please refer to Fig.7. Fig.7 is a partial block diagram of a non-volatile memory 210 according to the present invention. The non-volatile memory 210 comprises a peripheral circuit region 220 and a memory array region 250, wherein the portion pertaining to ground lines is not shown in Fig.7. The memory array region 250 comprises a main memory

array region 260 and a redundant memory array region 270. The peripheral circuit region 220 comprises an address buffer 222, an addressable memory unit 224 used for storing the address data of a failed memory cell in the main memory array region 260, a bit line decoder 230 electrically connected to bit lines BL in the main memory array region 260, a redundant bit line decoder 240 electrically connected to bit lines RBL in the redundant memory array region 270.

[0045] Please refer to Fig.8 and Fig.9. Fig.8 is a circuit diagram of a memory array region 250 in a non-volatile memory 210 according to the present invention, and Fig.9 is a structural diagram of a memory array region 250 in a non-volatile memory 210 according to the present invention. The non-volatile memory 210 is positioned on a substrate 282 of a semiconductor wafer 280. The memory array region 250 comprises a main memory array region 260 and a redundant memory array region 270. The main memory array region 260 directly connects to the redundant memory array region 270, and the bit line BL_{M+1} on the border of the main memory array region 260 is combined with the bit line RBL_1 on the border of the redundant memory array region 270 to form a common bit line BL_C , that is, the main drain and the redundant drain on the border of the main memory array region 260 and the redundant memory array region 270 is a common doped region.

[0046] The main memory array region 260 comprises $M+1$ bit lines BL_1 to BL_{M+1} , M ground lines GL_1 to GL_M , and a plurality of memory cells. Each memory cell comprises a source 286 and a drain 284 positioned in the substrate 282 of the semiconductor wafer 280, and a gate 288 positioned on the substrate 282. Each ground line GL is electrically connected to the source 286 of a predetermined number of memory cells in the main memory array region 260, and each bit line BL is electrically connected to the drains 284 of a predetermined number of memory cells in the main memory array region 260. Among the $M+1$ bit lines, BL_2 to BL_{M+1} are used for operating the memory cells positioned on either side, that is, bit lines BL_2 to BL_{M+1} are shared by the memory cells positioned on both sides of the respective bit lines, and bit line BL_1 located at the farthest edge of the main memory array region 260 is used for operating the memory cell on only one side.

[0047] The redundant memory array region 270 comprises $N+1$ bit lines RBL_1 to RBL

$N+1$, N ground lines RGL_1 to RGL_N , and a plurality of memory cells. Each memory cell comprises a source 286 and a drain 284 positioned in the substrate 282 of the semiconductor wafer 280, and a gate 288 positioned on the substrate 282. Each ground line RGL is electrically connected to the source 286 of a predetermined number of memory cells in the redundant memory array region 270, and each bit line RBL is electrically connected to the drains 284 of a predetermined number of memory cells in the redundant memory array region 270. Among the $N+1$ bit lines, RBL_1 to RBL_N are used for operating the memory cells on either side, that is, bit lines RBL_1 to RBL_N are shared by the memory cells positioned on both sides of the respective bit lines, and bit line RBL_{N+1} is used for operating the memory cell on only one side.

[0048] Please refer to Fig.10A. Fig.10A is a logic circuit diagram of a bit line decoder 230' and a redundant bit line decoder 240' according to the present invention. The bit line decoder 230' comprises $M+1$ sub-decoders $231-1'$ to $231-M+1'$, and each bit line sub-decoder $231'$ corresponds to a bit line BL' in the main memory array region 260. Except for the bit line sub-decoders $231-1'$ and $231-M+1'$, each bit line sub-decoder $231-2'$ to $231-M'$ comprises two three-input NAND gates used for receiving an address signal, a two-input NAND gate whose two inputs are electrically connected to two outputs of the three-input NAND gates, and an inverter whose input is electrically connected to an output of the two-input NAND gate. The bit line sub-decoder $231-M+1'$ corresponding to the bit line BL_{M+1}' comprises a three-input NAND gate 232 used for receiving an address signal, a two-input NAND gate 233, and an inverter 234. One input of the two-input NAND gate 233 is electrically connected to an output of the three-input NAND gate 232, and another input is electrically connected to a signal pass line 236'. An input of the inverter 234 is electrically connected to an output of the two-input NAND gate 233.

[0049] The redundant bit line decoder 240' comprises $N+1$ redundant bit line sub-decoders $241-1'$ to $241-N+1'$, and each redundant bit line sub-decoder $241'$ corresponds to a bit line RBL' in the redundant memory array region 270. Except for the redundant bit line sub-decoders $241-1'$ and $241-N+1'$, each redundant bit line sub-decoder $241-2'$ to $241-M'$ comprises two four-input NAND gates used for receiving an address signal and a corresponding signal, a two-input NAND gate whose two inputs are electrically connected to two outputs of the four-input NAND gates,

and an inverter. The redundant bit line sub-decoder $241-1$ corresponding to the bit line RBL_1 comprises a four-input NAND gate 242 used for receiving an address signal and a corresponding signal, a two-input NAND gate 243, and an inverter 244. One input of the two-input NAND gate 243 is electrically connected to an output of the four-input NAND gate 242, and another input is electrically connected to a signal pass line 238'. An input of the inverter 244 is electrically connected to an output of the two-input NAND gate 243.

[0050] Two ends of the signal pass line 236' are electrically connected to an input of the two-input NAND gate 233 of the bit line sub-decoder $231-M+1$ and an output of the four-input NAND gate 242 of the redundant bit line sub-decoder $241-1$, respectively. Two ends of the signal pass line 238' are electrically connected to an input of the two-input NAND gate 243 of the redundant bit line sub-decoder $241-1$ and an output of the three-input NAND gate 232 of the bit line sub-decoder $231-M+1$, respectively.

[0051] When the non-volatile memory 210 is operated, the address buffer 222 passes an address signal to the bit line decoder 230' and the addressable memory unit 224, respectively. The bit line decoder 230' decodes the address signal to select an appropriate bit line BL' in the main memory array region 260. When the address signal passed corresponds to an address stored in the addressable memory unit 224, the addressable memory unit 224 generates a corresponding signal to turn on the redundant bit line decoder 240'. The redundant bit line decoder 240' decodes the address signal and the signal in the signal pass line 236' to select an appropriate redundant bit line RBL' in the redundant memory array region 270.

[0052] When the bit line decoder 230' attempts to turn on the common bit line BL_C , the output BL_{M+1} of the bit line sub-decoder $231-M+1$ is selected, and the signal pass line 238' of the bit line sub-decoder $231-M+1$ passes an interacting signal to the redundant bit line sub-decoder $241-1$ to also select the output RBL_1 of the redundant bit line sub-decoder $241-1$. That is to say, both the sub-decoders $231-M+1$ and $241-1$ are selected (i.e. both sub-decoders generate an equal potential output). Likewise, when the redundant bit line decoder 240' attempts to turn on the common bit line BL_C , the output RBL_1 of the redundant bit line sub-decoder $241-1$

' is selected, and the signal pass line 236' of the redundant bit line sub-decoder $241-1$ passes an interacting signal to the bit line sub-decoder $231-M+1$ to also select the output BL_{M+1} of the bit line sub-decoder $231-M+1$. That is to say, both the sub-decoders $231-M+1$ and $241-1$ are selected (i.e. both sub-decoders generate an equal potential output).

[0053] Please refer to Fig.10B. Fig.10B is a logic circuit diagram of a bit line decoder 230" and a redundant bit line decoder 240" according to another preferred embodiment of the present invention. A bit line sub-decoder $231-M+1$ " corresponding to a bit line BL_{M+1} " comprises a three-input NAND gate, an inverter 234, and a tri-state inverter 235. A control end of the tri-state inverter 235 is electrically connected to a signal pass line 236". The redundant bit line sub-decoder $241-1$ " corresponding to a bit line RBL_1 " comprises a four-input NAND gate 242 used for receiving an address signal and a corresponding signal, an inverter 244, and a tri-state inverter 245. A control end of the inverter 245 is electrically connected to a signal pass line 238".

[0054] As the operation procedure illustrated in Fig.6B, the embodiment disclosed in Fig.10B shows that when the non-volatile memory 210 is operated, the address buffer 222 passes an address signal to the bit line decoder 230" and the addressable memory unit 224, respectively. The bit line decoder 230" decodes the corresponding signal and the address signal to select an appropriate bit line BL " in the main memory array region 260. When the address signal passed corresponds to an address stored in the addressable memory unit 224, the addressable memory unit 224 generates a corresponding signal to turn on the redundant bit line decoder 240". The redundant bit line decoder 240" decodes the signal passed from the addressable memory unit 224 to select an appropriate bit line RBL " in the redundant memory array region 270.

[0055] In the two embodiments mentioned in Fig.10A and Fig.10B, the present invention utilizes the bit line decoder 230'/230" and the redundant bit line decoder 240'/240" to make the main memory array region 260 directly connect to the redundant memory array region 270. That is to say, the main memory array region 260 and the redundant memory array region 270 share a drain, form a common bit line, and correctly apply each potential to the common bit line. The interactive signal passed from the signal pass line 238'/238" of the bit line decoder 230'/230" is used to control the redundant

bit line decoder 240'/240", and the interactive signal passed from the signal pass line 236'/236" of the redundant bit line decoder 240'/240" is used to control the bit line decoder 230'/230". In contrast to the conventional non-volatile memory, which wastes layout area on a field oxide and dummy memories positioned between the main memory array region and the redundant memory array region, the present invention directly connects the main memory array region and the redundant memory array region by utilizing a main memory decoder and a redundant memory decoder. The field oxide and dummy memories commonly present in prior art non-volatile memories has been eliminated to reduce the layout area of the memory array region. Additionally, the non-volatile memory according to the present invention comprises a virtual ground array structure.

[0056] Those skilled in the art will readily observe that numerous modifications and alterations of the device may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.